

SPECIFICATION CHANGES MADE IN ADSP-SC582,SC583,SC584,SC587,SC589, 21583, 21584, 21587 DATA SHEET, REVISON B

\_\_\_\_\_\_

# Rev A:

### Program Trace Macrocell (PTM) Timing

Table 106 and Figure 80 provide I/O timing related to the PTM.

### Table 106. Trace Timing

Parameter		Min	Max	Unit
Switching Characteristics				
t <sub>DTRD</sub>	Trace Data Delay From Trace Clock Maximum		5	ns
$t_{HTRD}$	Trace Data Hold From Trace Clock Minimum	2		ns
t <sub>PTRCK</sub>	Trace Clock Period Minimum	12.32		ns

# Rev B:

# Program Trace Macrocell (PTM) Timing

Table 105 and Figure 79 provide I/O timing related to the PTM.

### Table 105. Trace Timing

Parameter		Min	Max	Unit	
Switching Characteristics					
$t_{DTRD}$	Trace Data Delay From Trace Clock Maximum		$0.5 \times t_{SCLK0} + 2$	ns	
t <sub>HTRD</sub>	Trace Data Hold From Trace Clock Minimum	0.5 × t <sub>SCLK0</sub> – 1.2		ns	
t <sub>PTRCK</sub>	Trace Clock Period Minimum	2 × t <sub>SCLK0</sub> – 1		ns	

# FOR THE PCIE POWER SUPPLIES, NEW FOOTNOTE #2 HAS BEEN ADDED:

<sup>&</sup>lt;sup>1</sup>Guidance also applies to models that do not feature the associated hardware block. See Table 2 or Table 3 for further information.

<sup>&</sup>lt;sup>2</sup> For boundary scan to work, PCIE power supplies must be connected as per Specifications.